Design and simulation of a 12-bit, 40 MSPS asynchronous SAR ADC for the readout of PMT signals

Get Citation
Jian-Feng Liu, Lei Zhao, Jia-Jun Qin, Yun-Fan Yang, Li Yu, Yu Liang, Shu-Bin Liu and Qi An. Design and simulation of a 12-bit, 40 MSPS asynchronous SAR ADC for the readout of PMT signals[J]. Chinese Physics C, 2016, 40(11): 116103. doi: 10.1088/1674-1137/40/11/116103
Jian-Feng Liu, Lei Zhao, Jia-Jun Qin, Yun-Fan Yang, Li Yu, Yu Liang, Shu-Bin Liu and Qi An. Design and simulation of a 12-bit, 40 MSPS asynchronous SAR ADC for the readout of PMT signals[J]. Chinese Physics C, 2016, 40(11): 116103.  doi: 10.1088/1674-1137/40/11/116103 shu
Milestone
Received: 2016-01-05
Revised: 2016-05-13
Fund

    Supported by Knowledge Innovation Program of the Chinese Academy of Sciences (KJCX2-YW-N27), CAS Center for Excellence in Particle Physics (CCEPP)

Article Metric

Article Views(1536)
PDF Downloads(142)
Cited by(0)
Policy on re-use
To reuse of subscription content published by CPC, the users need to request permission from CPC, unless the content was published under an Open Access license which automatically permits that type of reuse.
通讯作者: 陈斌, bchen63@163.com
  • 1. 

    沈阳化工大学材料科学与工程学院 沈阳 110142

  1. 本站搜索
  2. 百度学术搜索
  3. 万方数据库搜索
  4. CNKI搜索

Email This Article

Title:
Email:

Design and simulation of a 12-bit, 40 MSPS asynchronous SAR ADC for the readout of PMT signals

    Corresponding author: Lei Zhao,
  • 1. State Key Laboratory of Particle Detection and Electronics, University of Science and Technology of China, Hefei 230026, China
  • 2. Department of Modern Physics, University of Science and Technology of China, Hefei 230026, China
Fund Project:  Supported by Knowledge Innovation Program of the Chinese Academy of Sciences (KJCX2-YW-N27), CAS Center for Excellence in Particle Physics (CCEPP)

Abstract: High precision and large dynamic range measurement are required in the readout systems for the Water Cherenkov Detector Array (WCDA) in the Large High Altitude Air Shower Observatory (LHAASO). This paper presents a prototype of a 12-bit 40 MSPS Analog-to-Digital Converter (ADC) Application Specific Integrated Circuit (ASIC) designed for the readout of the LHAASO WCDA. Combining this ADC and the front-end ASIC finished in our previous work, high precision charge measurement can be achieved based on the digital peak detection method. This ADC is implemented based on a power-efficient Successive Approximation Register (SAR) architecture, which incorporates key parts such as a Capacitive Digital-to-Analog Converter (CDAC), dynamic comparator and asynchronous SAR control logic. The simulation results indicate that the Effective Number Of Bits (ENOB) with a sampling rate of 40 MSPS is better than 10 bits in an input frequency range below 20 MHz, while its core power consumption is 6.6 mW per channel. The above results are good enough for the readout requirements of the WCDA.

    HTML

Reference (34)

目录

/

DownLoad:  Full-Size Img  PowerPoint
Return
Return